Volume : III, Issue : VII, July - 2013
Implementation of Aes For Image Cryptography Process on Sopc with Area Optimization
Mr. Amol Ananda Gore, Prof. V. V. Deotare
Abstract :
A FPGA implementation of Advanced Encryption Standard for Image Encryption/ Decryption is proposed in this paper. Pipelining is used to maintain speed of operation. The plaintext, initial key and output cipher text are 128 bit length, divided into four 32 bit units controlled by clock. This FPGA chip implementation is embedded in Xilinx Spartan3E with microblaze processor for Image encryption/decryption applications.
Keywords :
Article:
Download PDF
DOI : 10.36106/ijar
Cite This Article:
Mr. Amol Ananda Gore, Prof. V. V. Deotare Implementation of Aes For Image Cryptography Process on Sopc with Area Optimization Indian Journal of Applied Research, Vol.III, Issue.VII July 2013
Number of Downloads : 749
Mr. Amol Ananda Gore, Prof. V. V. Deotare Implementation of Aes For Image Cryptography Process on Sopc with Area Optimization Indian Journal of Applied Research, Vol.III, Issue.VII July 2013
Our Other Journals...
-
International Journal of
Scientific Research Visit Website -
PARIPEX Indian Journal
of Research Visit Website -
Global Journal for
Research Analysis Visit Website