Volume : VI, Issue : III, March - 2017

The status of Tourism Education in India: An Evaluation

Bivek Datta, Prof Dr M. Sajnani

Abstract :

 In real time applications Double Data Rate Synchronous DRAM (DDR SDRAM) became mainstream choice in designing memories due to its burst access, speed and pipeline features. Synchronous dynamic access memory is designed to support DDR transferring. To achieve the correctness of different applications and system work as to be intended, the memory controller must be configured with pipelined design for multiple operations without delay. However, for other applications, the system designer must design a controller to provide proper commands for SDRAM initialization, read/write accesses and memory refresh. DDR SDRAM uses double data rate architecture to achieve high-speed data transfers. Double data rate is, the data is transferred on every rising edge and every falling edge of the clock as a result the throughput is increased. here the data is transferred in first in first out operation. In this the controller is acts as an interface between bus master and DDRSDRAM.The data is transferred through the buses. In the proposed paper DDRSDRAM controller is designing using the pipelining process. In the pipelining process instructions executed in parallelism and speed is increased. the paper is designed in field programmable gate arrays. Here the data is reprogrammable and reusable. We are designing our architecture in Verilog HDL code using Vivado 14.3 and implemented on Zynq Board(FPGA).

Keywords :

Article: Download PDF    DOI : https://www.doi.org/10.36106/gjra  

Cite This Article:

THE STATUS OF TOURISM EDUCATION IN INDIA: AN EVALUATION, Bivek Datta, Prof(Dr)M.Sajnani GLOBAL JOURNAL FOR RESEARCH ANALYSIS : Volume-6 | Issue-3 | March-2017

Number of Downloads : 432

References :